been recently applied to several converters topologies for the many advantages it can provide such as fast dynamics, multitarget control capabilities, easy implementation on digital control board and capability of including constraints in the control law. However, its variable switching frequency and lower steady state waveform quality, with respect to standard control plus modulator systems, represents a limitation to its applicability. Modulated Model Predictive Control (M 2 PC) combines all the advantages of the simple concept of MPC together with the fixed switching frequency characteristic of PWM algorithms. In particular this work focuses on the Indirect Matrix Converter (IMC), where the tight coupling between rectifier stage and inverter stage has to be taken into account in the M 2 PC design. This paper proposes an M 2 PC solution, suitable for IMC, with an optimal switching pattern to emulate the desired waveform quality features of Space Vector Modulation (SVM). In the optimal pattern, the switching sequences of the rectifier stage and inverter stage are rearranged in order to always achieve zerocurrent switching on the rectifier stage, thus simplifying its commutation strategy. In addition, the optimal pattern enables M 2 PC to produce sinusoidal source current, sinusoidal output current and maintain all desirable characteristics of MPC.
I. INTRODUCTION
Matrix converters have been frequently investigated during the past years for their capability of obtaining direct AC-AC power conversion without the need of an intermediate DC stage. Matrix converters minimize the number of required passives components, thus increasing the converter power density and reliability [1] - [2] . Among all the possible topologies in the matrix converter family, Indirect Matrix Converter (IMC) represents a straight forward solution to obtain direct AC-AC power conversion. In fact, the IMC is composed by a rectifier stage and an inverter stage directly connected together, without dc-link energy storage elements [3] - [5] . However, in order to perform AC commutations on the rectifier stage, bidirectional switches are required [6] . IMC features bidirectional power flow ability, sinusoidal input and output currents, and controllable input power factor. It has been suggested as a potential alternative topology to conventional voltage source AC-AC converters, due to its attractive advantages of more compact size, lighter weight, and longer lifetime [7] . The current research efforts directed to IMC cover control strategies, modulation algorithms, extended topologies and applications [8] - [13] .
Compared with the traditional Back-To-Back converter, the IMC requires a higher number of power switches and a direct coupling between the converter input and output is present. As a result, the modulation algorithms and control strategies complexity is increased [13] . Space Vector Modulation (SVM) is widely applied to IMC [14] : in every sampling period, the expected input current vector and output voltage vector are synthesized by multiple basic vectors. However, with the rapid development of digital processors and power devices, SVM used in conjunction with linear controllers is now being challenged by model predictive control (MPC). In fact MPC provides numerous advantages such as the capability of achieving several control targets with a single loop, easy implementation, capability of include constraints in the control system and better dynamic performances [15] . MPC has been used for IMC to obtain sinusoidal input and output currents, control the input reactive power, increase efficiency and reduce common mode voltages [16] - [19] . Considering all the possible switching states of IMC, MPC selects the best one to minimize a cost function in every sampling period. The cost function is usually composed by the difference between the predictions of the system variables to be controlled and their reference values.. However, a critical issue of MPC is that, due to the lack of a modulator, only one switching state is applied to the converter in one sampling period. As a result, compared to conventional PWM algorithms, MPC leads to larger ripple in the system waveforms [20] . Besides, the switching frequency in MPC is variable and harmonics spread in a wide range of frequency [21] , which in turn requires the average switching frequency to be much higher than in PWM algorithms in order to achieve similar waveform quality. 
Fig (2) where i dc is the dc-link current.
Similarly, the equations for the inverter stage are defined as follows
where u o and i o are the output voltage vector and output current vector respectively.
In order to properly operate the IMC requires a capacitive input filter on the CSR and an inductive output filter on the VSI. However in order to improve the waveforms quality usually LC filter are preferred.
For the safety operation of IMC, the following three conditions are mandatory to be met:
Any two input phases cannot be short circuited.
Any one output phase cannot be open circuited.
The dc-link voltage must be positive.
According to these constraints, there are 9 valid switching states for the rectifier stage and 8 valid switching states for the inverter stage [25] .
III. M 2 
PC DESIGN
As shown in Fig. 1 , the M 2 PC algorithm can be divided in five sections. Initially, source and output current prediction generate i s (k+1) and i o (k+1) which are the predicted input and output currents at the (k+1) th sampling period respectively; next the input/output cost function minimization algorithms decide which switching states will be applied to the IMC. Then, the switching sequence rearrangement allocates the time of each states applied to IMC. It can be seen in Fig. 1 that M 2 PC selects two switching states for rectifier stage and three switching states for the inverter stage in one sampling period. This is a procedure, similar to PWM algorithms, while traditional MPC generates only one switching state for each stage, as presented in [15] . The M 2 PC with optimal switching pattern is presented in details in the following subsections.
A. Input and Output Current Prediction
The discrete state-space equation for the input side, with source current i s and input voltage u i as state variables, is obtained from 
where matrices i and i are calculated by [16] :
L f , R f , and C f are the parameters of the input filter; T s is the sampling time.
Similarly, the discrete state-space equation for the output stage, having the output current i o as the single state variable, is
where
where L o and R o represents the output filter inductance and load resistance, respectively. Equations (5) and (8) are then used to predict the values of the state variables at the k+1 sampling period and are calculated for every possible switching states of rectifier stage and inverter stages.
B. Cost Function Minimization
The cost function g for each switching state is defined as the square of the difference between the predicted values and the reference values for input and output currents:
This definition is suitable for all the switching states of both the rectifier stage and inverter stage.
In the implementation of the control algorithm, the M 2 PC is first executed for the rectifier stage. In this stage, g i is defined as the cost function of one switching state I and g i as the cost function of the next adjacent switching state I (i.e. only one device commutation separates the states I and I ) [25] . The values g i and g i are calculated according to (10) considering the two states I and I respectively. Therefore the cost function for the rectifier stage is
The duty cycles within a switching period associated with I and I applied to the rectifier stage are
Hence the best couple of adjacent switching states I and I of the rectifier stage are selected to minimize g i shown in (11) , and then their duty cycles can be calculated using (12) .
From the control of the rectifier stage, the average dc-link voltage required by the control of the inverter stage is also obtained:
where u dc and u dc are the corresponding dc-link voltages when state I and I are applied to the rectifier stage separately. The value of dc-link voltage corresponding to each state can be found from [25] .
After the implementation of the control of the rectifier stage, the control of the inverter stage is implemented in a similar way. The cost functions of two adjacent switching states U and U plus a zero voltage state U 0 are calculated according to (10) and expressed as g u , g u , and g u0 respectively. The cost function for the inverter stage is defined as:
The associated duty cycles of U , U , and U 0 are expressed as
By minimizing g u shown in eq. (14), the best couple of adjacent switching states U and U in the inverter stage are selected, with the zero voltage state U 0 selected to minimize the number of devices commutations. Duty cycles of U , U , and U 0 are then calculated using eq. (15) .
The control of the inverter stage also generates the average dc-link current i dc to be used in the control of the rectifier stage. Though i dc can be calculated as in (13) , it can also be expressed as in eq. (16) 
where u dc is obtained by (13) and P o * is the reference value of the output active power, and is calculated as in eq. (17) 
Eq. (16) derives from power balance considerations on the IMC converter. In fact, since the IMC does not presents any energy storage elements on the DC-link, the input active power, DC-link power, output active power are always equal to each other, assuming lossless power devices.
Since the control of the rectifier stage and the inverter stage are executed sequentially, one sample delay appears on the Rec. 
C. Optimal Switching Pattern
Due to the absence of dc-link energy storage elements, the switching sequences of the rectifier stage and inverter stage should be coupled, in order to obtain the expected input and output currents. In the M 2 PC-IMC switching pattern, presented in [25] and illustrated in Fig. 2(a) , the switching states of the rectifier stage change only once while those of the inverter stage change six times within one sampling period. The duty cycle d C associated with the rectifier stage is identified by the duty cycle obtained by the rectifier stage cost function minimization, namely
The duty cycles d V1~dV6 associated with the inverter stage are
As it is shown in Fig. 2 (a) , (18) , and (19), the switching sequence of the rectifier stage does not depend on from that of the inverter stage one, and the application times of the three switching states of the inverter stage are allocated symmetrically to the first half and the second half of the sequence period.
Since the two stages are not decoupled due to the absence of a dc-link capacitor, this pattern has two drawbacks. On one hand, the commutation of the rectifier stage does not always happen when the dc-link current i dc is zero (i.e. when the switching state of the inverter stage is U 0 ). For example, if the calculated d C is larger than d V1 but lower than d V2 , the commutation of the rectifier stage happens when i dc is not zero since U is applied to the inverter stage at that moment. Therefore, the implementation of this pattern needs to adopt a complicated commutation strategy (e.g. four-step commutation) for the rectifier stage. On the other hand, the M 2 PC is separately applied to the two stages. This operation assumes that both dc-link voltage u dc and current i dc are constant throughout the whole sampling period. Nevertheless, the waveforms of u dc and i dc are segments decided by the switching states of the two stages. As a result, the input and output currents will be distorted due to the time-varying u dc and i dc .
An optimal pattern solution that solves the above mentioned issues is the one shown in Fib. 2(b). In this optimal pattern, the switching sequences of the two stages are closely coordinated. The application times of the three switching states of inverter stage are allocated proportionally to the application times of the states applied to the rectifier stage; hence proportionally to I in the first part of the switching cycle and to I in the second part of the switching cycle. The duty cycles d V1~dV6 associated with the states of the inverter stage are calculated by:
And the duty cycle d C associated with the commutation of the rectifier stage is equal to
As it is shown in Fig. 2 , the optimal pattern is symmetrical, which helps to achieve a switching frequency which is two times the control sampling frequency without increasing the computational burden, and to obtain better waveform quality.
It is clear from (20) and (21) Only the average voltage produced by the rectifier stage is required to be considered in the M 2 PC of the inverter stage, and only the average current produced by the inverter stage is required to be considered in the M 2 PC of the rectifier stage. These patterns ensure that u dc and i dc are constant in order to control the two stages independently and sinusoidal input and output currents are obtained.
IV. SIMULATION RESULTS
Simulation tests using Matlab/Simulink have been carried out to compare the performance of the M 2 PC with optimal switching pattern with the existing one presented in [25] and the traditional MPC [16] . The parameters of the simulation model are shown in Table I . The obtained source currents i s and its FFT are shown in Fig. 3 . It is clear from Fig. 3 that i s is severely distorted when using the traditional MPC working under a relative low sampling frequency (10kHz). By using the existing M 2 PC, the THD of i s is reduced to 15.06% while, with the optimal M 2 PC, the waveform quality of the source currents i s is further improved, with THD lowered to 12.53% and low-order harmonics suppressed. Similar conclusions can be drawn from the waveforms of output current i o and its FFT which are shown in Fig. 4 . Compared with the traditional MPC and the existing M 2 PC, the optimal M 2 PC helps to achieve better waveform quality also on the inverter stage, where the output currents THD is reduced to 7.55%. In addition, the waveforms of dc-link voltage u dc and current i dc are shown in Fig. 5 . The commutation of u dc represents the switching state change of the rectifier stage. As illustrated earlier, with the traditional MPC or existing M 2 PC, it is possible for the rectifier stage to change its switching state when i dc is nonzero. On the contrary, with the optimal M 2 PC, the commutation of u dc always occurs when i dc is zero, indicating that zero-current switching of the rectifier stage is ensured.
V. EXPERIMENTAL RESULTS
The M 2 PC with optimal switching pattern is further evaluated experimentally on the prototype shown in Fig. 6 . The major parameters of the prototype are the same of the simulation parameters shown in Table I . In addition to the input filter, an EMI filter capacitor is installed at the output of the AC source. More details about the EMI filter can found in [26] . The scheme is implemented on a Spectrum Digital control board featuring a Texas Instruments C6713 DSP together with a ProAsic 3 FPGA. Firstly, the steady-state performance is evaluated with reference output current amplitude set to 4A and the output frequency set to 30Hz. The obtained experimental result is illustrated in Fig. 7 . From Fig. 7(a) , it can be found that the source current is in phase with the source voltage, proving that unit power factor operation is achieved. Moreover, both the source current and output current are sinusoidal, with spectrum shown in Fig. 7(b) and Fig. 7(c) . By comparing Fig. 7(b) and Fig. 3(c) and comparing Fig. 7(c) and Fig. 4(c) , it can be concluded that source current and output current harmonic spectrum validate the simulation results. However the output current first harmonic amplitude is 3.75A, presenting a steady state error of 6.25%. This is a common problem related with model based control techniques, where the inevitable inaccuracies of the system model results in a steady-state error on the controlled variables. Regarding the harmonic content of the source current around the sampling frequency (10kHz), it can be noted a discrepancy between simulation and experimental results. This difference is related with the EMI filter on the input side, which helps to attenuate the high-order harmonics around the switching frequency and is not included in the discretized model used for control design.
In the second set of results, the output current frequency is set to 60Hz, while the other control parameters remain the same as in the previous case. The obtained experimental result is shown in Fig. 7 and Fig. 8 where it can be noted that the source and output current harmonic distribution present minimal variation when the output current frequency varies, resulting in stable control performances for a wide variations of the output current frequency.
Finally, the dynamic performances are evaluated with step changes of both output current amplitude and frequency; these results are shown in Fig. 9 and Fig. 10 , respectively. As expected, the control presents a fast dynamic response on both input and output currents. Fig. 10 Experimental results of IMC with the optimal M 2 PC, where the output frequency fo steps between 30Hz and 60Hz and the output current amplitude reference keeps at 4A: (a) fo steps from 60Hz down to 30Hz; (b) fo steps from 30Hz up to 60Hz.
